Introduction
For System on Chip (SoC), the integration of memory and logic on a chip is a significant challenge not only for design and manufacture but also for test as well. Due to its smaller feature size than logic circuit, embedded memories are more likely to be be affected by process imperfection. Unlike stand-alone memory chips, embedded memories have practical no control from the chip boundary. Hence, the test methodology is one of the major issues in SoC testing. With limited I/O access, Built-in Self-Test (BIST) is an effective and natural solution. In this paper, we would like to propose a BIST architecture and it Computer-aided Engineering (CAE) environment. An SoC IC has many embedded memories of different sizes and organization. Here, we would like to focus on large memories. Large embedded memories are mostly DRAMS. Their characteristics include small feature size, large area percentage, and incompatible process technology. These characteristics make them more likely to be faulty. Hence, their test is critical for hnction verification. In addition, diagnosis is also crucial for yield improvement. Therefore, the memory BIST in an SoC environment must also provided with diagnosis capability.
In the rest of this paper, following topics will be discussed, (2) BIST architecture (3) CAE architecture (3) memory organization, (4) fault model, (5) Forth Engine, (6) march sequence generator, (7) memory fault simulator, (8) automatic code generator, and (9) hardware emulation experiments.
BIST Architecture
For diagnosis purposes the fault type and fault location are important information. In addition, it must provide test engineers a way to execute specialized test algorithm solely for the diagnosis. The conventional hard wired BIST architectures which have the dedicated test pattern generators for specific test algorithms will not meet the diagnosis requirement. Hence, in this paper a processor based BIST architecture is proposed to satisfy the diagnosis needs.
The proposed BIST architecture is shown in Figure 1 . It Figure 1 Memory BIST CAE System.
Memory BIST CAE System Architecture
The memory BIST CAE system archtiecture is also shown in Figure 1 . It is composed of a test algorithm editor, a memory fault simulator, a test algorithm compiler, a Forth code generator, programmable TGP generator, and a interface circuitry net list generator. The whole system is accomplished in 9000 lines of C++ code. In TG Editor, memory organization and U 0 specification and test algorithm are input. The system generates the codes and netlist for MPU, Prog. TPG, and Intf. Ckt automatically. It will also report the fault coverage for the given fault list for users to check the algorithm. This is especially useful for diagnosis because users are able to change algorithm easily to see if the target faults are covered or not. Figure 2 shows a functional model of a DRAM module
Memory Organization
It consists a command decoder (block A), an address buffer (block B), a memory cell array (block C), a data control circuit (block D), and a refresh logic (block E).
Block C is word-oriented. It has 2 banks. Each bank has 2048 rows and 5 12 columns of 8-bit words.
Memory Fault Model
The faults being considered are mostly conventional 
Figure 3: Combinations of address decoder faults.
Forth Engine
Forrth Engine [4, 5] is a very simple stack based microprocessor. An 20-bit Forth Engine MPU-21 [4] can be implemented by only 7,000 transistors using 1. One of the major advantages of Forth is that it can be extended easily. One can effectively create new words to suit the particular needs. For different algorithm, we can create different words to control the tester. For example, we are able to build march elements as words, such as ~(WO), fl(rO,wl), and ft(r1,wO). Then, we can compiles these words into a March C algorithm such as:
fl(r~,wl); fl(r1,wO); U(r0,wl); U(r1,wO); It(1-0).
Other march algorithms can be built by similar elements.
Memory Test Editor and Parser
A graphic user interface is provided for users to enter the memory organization, memory fault list, and test algorithm. 
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Graphic user interface is used to guide users to edit the required information. The GUI of test algorithm and fault list editor is shown in Figure 5 . 
Test Algorithm Compiler
In addition to 15 pre stored test algorithms, shown in Figure 5 , for users to chose from, users are able to edit their own test algorithm. Due to its simple syntax and grammar structure, a one-pass compiler is sufficient for compiling the test algorithms. There are three steps in compilation processscanning, parsing, and code generation.
Scanner
The task of the scanner is to recognize keywords, operators, and data backgrounds. It will ignore the comments after the symbol '7''. For eficiency and simplicity of later usage, we assign each token a certain integer code.
Parser
After the token scan, test algorithms must be recognized as some construct described by the grammar. A parser performed in this process is called syntactic analysis or parsing. For example, Figure 6 shows a parse tree of statement U(r0, wl, rl).
Code Generator
We use the uniform notation [2, 3] for memory tests as the syntax. A march test consists of a sequence of march elements, which are separated by semicolons ';'. <march test> ::= <march elemenP{;<march element>} Each march element consists of a symbol to denote the addressing order and a sequence of operations, which are delimited by parentheses '( )' and separated by commas. 
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Fault Files
In a write or read operation, the fault list will be accessed to determine whether the faulty cells are activated.
If so, proper actions will be taken according to the fault type.
Hashing of 64 entries is used to speed up the fault search. For each fault, the recorded information is 1. the address of the aggressor, 
Hardware Emulation Experiment
To verify the proposed memory BIST architecture and the associated CAE system, we use discrete components to built a BIST system. The test environment is shown in Figure  8 . It is composed of a memory test board, a Forth Engine demo board, and a personal computer for the user interface and code generation. On the memory test board, there are multiple memory under test and a FPGA for the implementation of Programmable TPG and Interface Circuitry. Users are able to use PC for algorithm and technology file editing. After the compilation, the PC will transfer the test flow control codes to MPU-2 1 and down load the circuit netlist to the FPGA.
Synchronous DRAMS have more complicated operations as compared to other memories. The simplified state diagram is shown in Figure 9 . The most significant advantage of the proposed BIST architecture is that we are able to use the processor (MPU-2 1) to deal with the different state diagrams of different memory types. Hence, the hardware complexity of the subsequent circuits can be reduced significantly. The block diagram of the BIST hardware structure is shown in Figure 10 . The high level control commands are sourced from MPU2 1 board. Test pattems and interface protocals are generated from the FPGA (the lower part). The circuit diagram of the TPG and interface circuits is shwon in Figure 11 . With such a flexible architecture, we are able to test multiple S D M M with different algorithms. The picture of the MPU-21 board and the memory test board is shown in Figure 12 and 13. The system has been verified on 64M SDRAM [l] . Due to the space limited, the test waveforms are not shown.
Conclusion
In this paper, we have presented a flexible memory BIST architecture. It is composed of a simple processor for test flow control and a programmable logic for test pattem and interface signal generation. With such a flexible architecture, it is able to target different types of memories with ease. In addition, we have implemented a computer aided engineering system for automatic test code and test hardware netlist generation. The system has been implemented and verified. The capability in testing multiple memories simultaneously reasserts the flexibility of the architecture.
